

CgC

CERTIFICATE OF MAILING. I hereby certify that this correspondence being deposited with the U.S. Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Alexandria, VA 22313-1450, on July 22, 2004 (Date).

Wendy Scott

(Typed or Printed Name of Person Mailing Paper or Fee)

*Wendy Scott*  
(Signature of Person Mailing Paper or Fee)

**PATENT APPLICATION**  
**Attorney Docket No. NMTC-0755**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of	)	
	)	
Youping Zhang	)	Group Art Unit: 2812
	)	
U.S. Patent No.: 6,753,115	)	
Issued: June 22, 2004	)	
	)	
Application No.: 10/029,041	)	Examiner: Rosasco, Stephen D.
Filed: December 20, 2001	)	
	)	
For: <b>FACILITATING MINIMUM</b>	)	
<b>SPACING AND/OR WIDTH</b>	)	
<b>CONTROL OPTICAL PROXIMITY</b>	)	
<b>CORRECTION</b>	)	

**Certificate**  
**JUL 30 2004**  
**of Correction**

**REQUEST FOR CERTIFICATE OF CORRECTION**

Certificate of Correction Branch of the Publishing Division  
Assistant Commissioner for Patents  
PO Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

We hereby request that the above-referenced U.S Patent be corrected in the following way:

After claim 32 (at column 14, line 65), please add the claim

--A mask used in fabricating an integrated circuit, wherein the mask is created through a method that facilitates minimum spacing or width control during an optical proximity correction operation for the mask, the method comprising:

considering a target edge of a first feature on the mask;

identifying a set of interacting edges in proximity to the target edge; and

performing the optical proximity correction operation, wherein performing the optical

proximity correction operation involves applying a first edge bias to the target edge to compensate for optical effects in a resulting image of the target edge;

wherein applying the first edge bias to the target edge involves:

calculating an available bias based on minimum spacing requirements and/or minimum width requirements, and

allocating the available bias between the first edge bias for the target edge and a second edge bias for at least one edge in the set of interacting edges; and


wherein the available bias is allocated based on relative weights assigned to the target edge and the second edge.--.

Please refer to enclosed PTO form PTO/SB/44.

Edward J. Grundle  
Park & Vaughan LLP  
508 Second Street, Suite 201  
Davis, CA 94306  
(530) 759-1663

Respectfully submitted,

By



Edward J. Grundle  
Registration No. 47,615

Date: July 22, 2004

(Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,753,115

DATED : 06/22/2004

INVENTOR(S): Zhang et al.

It is certified that an error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

After claim 32 (at column 14, line 65), please add the claim,

-- "A mask used in fabricating an integrated circuit, wherein the mask is created through a method that facilitates minimum spacing or width control during an optical proximity correction operation for the mask, the method comprising:

considering a target edge of a first feature on the mask;

identifying a set of interacting edges in proximity to the target edge; and

performing the optical proximity correction operation, wherein performing the optical proximity correction operation involves applying a first edge bias to the target edge to compensate for optical effects in a resulting image of the target edge;

wherein applying the first edge bias to the target edge involves:

calculating an available bias based on minimum spacing requirements and/or minimum width requirements, and

allocating the available bias between the first edge bias for the target edge and a second edge bias for at least one edge in the set of interacting edges; and

wherein the available bias is allocated based on relative weights assigned to the target edge and the second edge." --

MAILING ADDRESS OF SENDER:

Edward J. Grundler  
Park, Vaughan & Fleming LLP  
508 Second Street, Suite 201  
Davis, CA 95616

PATENT NO: 6,753,115

Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, P.O. Box 1450, Arlington, VA 22313-1450.

2 AUG 2004